

features

- 2048-bit capacity
- Static operation
- Maximum access time under 1 microsecond
- Two organizations available
- Open-drain output buffers or double-ended buffers
- TTL compatible
- 24-pin dual-in-line package

description

The TMS 2600 JC/NC series is a family of static read-only memories, each with capacity of 2048 bits.

Programming the memory content and output buffer configuration is accomplished by changing a single mask during device fabrication.

Inputs are available for enabling the chip and for selecting between a memory organization of 512 words of four bits or 256 words of eight bits.

Two types of output buffers are available:

- Single-Ended (open drain)
Designed for driving TTL, this output has one MOS device with its drain at the output and its source at chip ground (substrate).
- Double-Ended
Designed for driving the inputs to other MOS integrated circuits and devices, this version has its own MOS load resistor provided internally. It requires no additional external circuitry.

"TMS 2600 JC" designates a unit mounted in a 24-pin hermetically sealed ceramic dual-in-line package, and "TMS 2600 NC" is used for a unit mounted in a 24-pin plastic package.

logic definition

Negative logic is assumed.

- Logical 1 = most negative voltage
- Logical 0 = most positive voltage

operation

The TMS 2600 JC/NC series features static operation. No clocks are required. The output data will remain valid as long as the input address (including chip select) remains unchanged. The V_{GG} supply may be clocked to reduce power consumption without affecting access times. Access time is defined as the time between a change of data on any logic input or chip select line and a change of data on the output of a TTL gate. (See switching circuit).

TMS 2600 JC, TMS 2600 NC

2048-BIT STATIC READ-ONLY MEMORY

operation (continued)

A logical 0 on the chip select input will cause the outputs to become open circuits on the "single-ended" (open-drain) type output buffer and will cause the outputs to go to V_{DD} on the double-ended (push-pull) type output buffer.

The number of words per output is increased by hardwiring together the outputs of different devices. Note that, when using the hardwired output technique, all devices should have single-ended buffers. Hardwiring outputs performs the AND function in negative logic.

organizational control logic

		OUTPUTS			
		<u>B₁ B₃ B₅ B₇</u>	<u>B₂ B₄ B₆ B₈</u>		
256 words of 8 bits (MC = Logical 0):	$A_9 = \text{Logical } 1$	Enabled	Enabled		
512 words of 4 bits (MC = Logical 1):	$A_9 = \text{Logical } 0$	Enabled	Logical 1		
	$A_9 = \text{Logical } 1$	Logical 1	Enabled		

To use the device as a 512 words of 4 bits, connect B₁ to B₂, B₃ to B₄, B₅ to B₆, B₇ to B₈.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V_{DD} range (See Note 1)	−30 V to 0.3 V
Supply voltage V_{GG} range (See Note 1)	−30 V to 0.3 V
Data input voltage ranges (See Note 1)	−30 V to 0.3 V
Operating free-air temperature range	−25°C to 85°C
Storage temperature range	−55°C to 150°C

NOTE 1: These voltage values are with respect to V_{SS} (substrate).

recommended operating conditions

CHARACTERISTICS	MIN	NOM	MAX	UNITS
Supply voltage V_{DD}	−9	−12	−16	V
Supply voltage V_{GG}	−18	−24	−29	V
Input, chip select logic 1	−8	−12	−16	V
Input, chip select logic 0	+0.3	0	−3	V
Input pulse width	650			ns

The design of the unit permits a broad range of operation that allows the user to take advantage of readily available power supplies (e.g., +12 V, 0, −12 V). Larger power supplies (e.g., +14 V, −14 V) may be used.

TMS 2600 JC, TMS 2600 NC 2048-BIT STATIC READ-ONLY MEMORY


electrical characteristics (under nominal operating conditions at 25°C unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
$I_{out(0)}$	Logical 0 output current (Note 1)	-12 V applied	3	7	mA
$I_{out(1)}$	Logical 1 output current (Note 1)	-12 V applied		10	μ A
$Z_{out(1)}$	Logical 1 output impedance (Note 2)	V applied = $V_{DD} + 3$	18	25	k Ω
$Z_{out(0)}$	Logical 0 output impedance (Note 4)	V applied = $V_{SS} - 3$	0.8	1.1	k Ω
$V_{out(1)}$	Logical 1 output voltage (Note 2)	$R_L = 1\text{ m}\Omega$	-9	-12	V
$V_{out(0)}$	Logical 0 output voltage (Note 2)	$R_L = 1\text{ m}\Omega$	0	-2.0	V
t_{A1}	Access time (Notes 1 and 3)	See switching circuit		600	ns
t_{A2}	Access time (Notes 1 and 3)	See switching circuit	550	1000	ns
P_d	Power dissipation (Note 2)	All outputs at Logical 0	180		mW
I_L	Input leakage current	-12 V applied to input		1	μ A
C_{in}	Input capacitance	$V_{in} = 0\text{ V}$, $f = 1\text{ MHz}$	5		pF
I_{DD}	Drain current (Note 2)	All outputs = Logical 0	15		mA
I_{GG}	Gate current		1.0		μ A

- NOTES: 1. Open drain buffer
 2. Push-pull buffer
 3. See Switching Diagram
 4. Either open-drain or push-pull configuration

mechanical data and pin configuration

This device is available in both a 24-pin hermetically sealed ceramic dual-in-line package (TMS 2600 JC) and a 24-pin plastic package (TMS 2600 NC). These packages are designed for insertion in mounting-hole rows on 0.600-inch centers.




A - input
 B - output
 MC - mode control
 CS - chip select


VDD - drain power supply
 VGG - ground power supply
 VSS - substrate

TMS 2600 JC, TMS 2600 NC 2048-BIT STATIC READ-ONLY MEMORY

switching circuit and TTL interface



switching diagram



TMS 2600 JC, TMS 2600 NC 2048-BIT STATIC READ-ONLY MEMORY

off the shelf devices

These devices have been programmed by TI and are available off the shelf:

- 1) TMS 2601 JC/NC
This device has been programmed to demonstrate the capabilities of the TMS 2600 JC/NC series. It is used as a sample device. The buffers are single ended.
- 2) TMS 2602 JC/NC Code Converter
This device converts the USASCII code into the selectric line code and vice versa.
- 3) TMS 2603 JC/NC Code Converter
This device converts the full EBCDIC code into the USASCII code.

Truth tables for the TMS 2602 JC/NC and 2603 JC/NC are available upon request.

TRUTH TABLE, TMS 2601 JC/NC

INPUT ADDRESS	0807060504030201	INPUT ADDRESS	0807060504030201	INPUT ADDRESS	0807060504030201	INPUT ADDRESS	0807060504030201
0	11111111	64	11111100	128	11110000	192	11000000
1	11111110	65	11111000	129	11110000	193	11000000
2	11111101	66	11111100	130	11110000	194	11000000
3	11111100	67	11111100	131	11110000	195	11000000
4	11111111	68	11111100	132	11110000	196	11000000
5	11111110	69	11111100	133	11110000	197	11000000
6	11111111	70	11111100	134	11110000	198	11000000
7	11111110	71	11111100	135	11110000	199	11000000
8	11111110	72	11111000	136	11110000	200	10000000
9	11111110	73	11111000	137	11110000	201	10000000
10	11111111	74	11111100	138	11110000	202	11000000
11	11111111	75	11111100	139	11110000	203	11000000
12	11111111	76	11111100	140	11110000	204	11000000
13	11111111	77	11111100	141	11110000	205	11000000
14	11111111	78	11111100	142	11110000	206	11000000
15	11111111	79	11111100	143	11110000	207	11000000
16	11111110	80	11111100	144	11110000	208	10000000
17	11111110	81	11111100	145	11110000	209	10000000
18	11111110	82	11111000	146	11110000	210	10000000
19	11111110	83	11111000	147	11110000	211	10000000
20	11111111	84	11111100	148	11110000	212	11000000
21	11111111	85	11111100	149	11110000	213	11000000
22	11111111	86	11111100	150	11110000	214	11000000
23	11111111	87	11111100	151	11110000	215	11000000
24	11111110	88	11111000	152	11110000	216	10000000
25	11111110	89	11111000	153	11110000	217	10000000
26	11111110	90	11111000	154	11110000	218	10000000
27	11111110	91	11111000	155	11110000	219	10000000
28	11111110	92	11111000	156	11110000	220	10000000
29	11111110	93	11111000	157	11110000	221	10000000
30	11111111	94	11111100	158	11110000	222	11000000
31	11111111	95	11111100	159	11110000	223	11000000
32	11111111	96	11111000	160	11110000	224	10000000
33	11111111	97	11111000	161	11110000	225	10000000
34	11111111	98	11111000	162	11110000	226	10000000
35	11111110	99	11111000	163	11110000	227	10000000
36	11111110	100	11111000	164	11110000	228	10000000
37	11111110	101	11111000	165	11110000	229	10000000
38	11111110	102	11111000	166	11110000	230	10000000
39	11111110	103	11111000	167	11110000	231	10000000
40	11111110	104	11110000	168	11000000	232	00000000
41	11111100	105	11110000	169	11000000	233	00000000
42	11111110	106	11111000	170	11110000	234	10000000
43	11111110	107	11111000	171	11110000	235	10000000
44	11111110	108	11111000	172	11110000	236	10000000
45	11111110	109	11111000	173	11110000	237	10000000
46	11111110	110	11111000	174	11110000	238	10000000
47	11111110	111	11111000	175	11110000	239	10000000
48	11111110	112	11110000	176	11000000	240	00000000
49	11111100	113	11110000	177	11000000	241	00000000
50	11111110	114	11110000	178	11000000	242	00000000
51	11111100	115	11110000	179	11000000	243	00000000
52	11111110	116	11111000	180	11110000	244	10000000
53	11111110	117	11111000	181	11110000	245	10000000
54	11111110	118	11111000	182	11110000	246	10000000
55	11111110	119	11111000	183	11110000	247	10000000
56	11111100	120	11110000	184	11000000	248	00000000
57	11111100	121	11110000	185	11000000	249	00000000
58	11111100	122	11110000	186	11000000	250	00000000
59	11111100	123	11110000	187	11000000	251	00000000
60	11111100	124	11110000	188	11000000	252	00000000
61	11111100	125	11110000	189	11000000	253	00000000
62	11111110	126	11111000	190	11110000	254	10000000
63	11111110	127	11111000	191	11110000	255	10000000

TMS 2600 JC, TMS 2600 NC 2048-BIT STATIC READ-ONLY MEMORY

SOFTWARE PACKAGE

input format

Programming information for the TMS 2600 JC/NC should be transmitted to TI in the form of a DECK of 43 STANDARD 80-COLUMN COMPUTER CARDS, accompanied by a listing of these cards. This method eliminates many chances for error and guarantees the fastest delivery schedule of ROMs. Upon receipt of each deck, a computer run will be made and a copy of the computer-generated truth table sent back to the customer. This copy should be checked carefully. If any errors are discovered, TI should be notified immediately so that work can be stopped and the necessary adjustments made.

Information on the various circuit options desired will be transmitted on a special form supplied by TI.

The main memory array can be so programmed that for any binary input of A_8 through A_1 (0 to 255), the outputs B_8 through B_1 are uniquely determined. Since A_9 and MC are used to select output paths, the internal storage of data in the array is the same regardless of organization — 256×8 or 512×4 .

Each card in the data deck describes the outputs for six or twelve input addresses, depending on whether eight or four outputs are desired. All addresses must have their outputs defined. The addresses must also be placed in consecutive order. Cards should be punched according to the following format.

data card format

Column

- | | |
|-------|--|
| 1-2 | Punch the sequential card number (01 through 43) |
| 3 | Blank |
| 4-5 | Punch a "26" to signify TMS 2600 JC |
| 6-11 | Punch the Z identification number supplied by TI MOS Marketing (2 letters, 4 numbers) |
| 12 | Blank (a space for the revision letter if necessary) |
| 13 | Punch a "8" if using the 256×8 configuration, or punch a "4" if using the 512×4 configuration |
| 14 | Punch a "D" for open-drain type output buffers, or punch a "P" for push-pull type output buffers |
| 15-17 | Punch a right-justified integer representing the binary input address (0-255 if 8 outputs, 0-511 if only 4 outputs) for the first set of outputs described on the card |
| 18 | Punch a "-" (minus sign) |
| 19-21 | Punch a right-justified integer representing the binary input address for the last set of outputs described on the card |
| 22 | Blank |
| 23-80 | Punch a description of the output sets selected for the range of input addresses specified on the card. A "1" for a logical 1 and a "0" for a logical 0 |

For a 256×8 configuration each card will describe 6 output sets. The 43rd card will contain only 4 output sets.

- | | |
|-------|---|
| 23-30 | Punch the outputs desired for $B_8, B_7, B_6, B_5, B_4, B_3, B_2,$ and B_1 , in that order, for the first address specified on the card |
| 33-40 | Punch the outputs desired for the second address |
| 43-50 | Punch the outputs desired for the third address |

TMS 2600 JC, TMS 2600 NC 2048-BIT STATIC READ-ONLY MEMORY

data card format (continued)

Column

- 53-60 Punch the outputs desired for the fourth address
- 63-70 Punch the outputs desired for the fifth address
- 73-80 Punch the outputs desired for the sixth address


For a 512 x 4 configuration, each card will describe 12 output sets. The 43rd card will contain only 8 output sets.

- 23-26 Punch the outputs desired for B₈ or B₇, B₆ or B₅, B₄ or B₃, B₂ or B₁, in that order, for the first address specified on the card.
- 27-30 Punch the outputs desired for the second address
- 33-36 Punch the outputs desired for the third address
- 37-40 Punch the outputs desired for the fourth address
- 43-46 Punch the outputs desired for the fifth address
- 47-50 Punch the outputs desired for the sixth address
- 53-56 Punch the outputs desired for the seventh address
- 57-60 Punch the outputs desired for the eighth address
- 63-66 Punch the outputs desired for the ninth address
- 67-70 Punch the outputs desired for the tenth address
- 73-76 Punch the outputs desired for the eleventh address
- 77-80 Punch the outputs desired for the twelfth address

**TMS 2600 JC, TMS 2600 NC
2048-BIT STATIC READ-ONLY MEMORY**


512 x 4 organization – first, second, third and last cards

14



TMS 2600 JC, TMS 2600 NC 2048-BIT STATIC READ-ONLY MEMORY

256 x 8 organization — first, second, third and last cards



PRINTED IN U.S.A.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

description

The TMS 2602 JC/NC is programmed TMS 2600 JC/NC ROM capable of converting both USASCII to Selectric Line Code, and Selectric Line Code to USASCII. **Electrical and mechanical characteristics, interfacing, and timing are identical to those of the TMS 2600 JC/NC.**

Inputs I₁ through I₇, and Outputs O₂ through O₈ of the ROM correspond to the two codes as follows:

ROM INPUT	SELECTRIC BIT	USASCII BIT	ROM OUTPUT
I ₁	1	b ₁	O ₂
I ₂	2	b ₂	O ₃
I ₃	4	b ₃	O ₄
I ₄	8	b ₄	O ₅
I ₅	A	b ₅	O ₆
I ₆	B	b ₆	O ₇
I ₇	S	b ₇	O ₈

mode selection

Output O₁ is even parity for the 7-bit output word.

Input I₈ at logic 0 USASCII is converted to Selectric Line Code

Input I₈ at logic 1 Selectric Line Code is converted to USASCII

logic definition

As with the TMS 2600 JC/NC, negative logic is assumed.

Logical 1 = most negative voltage

Logical 0 = most positive voltage

code definition

The standard USASCII table is used as the USASCII code. The selectric code used is the IBM Correspondence Selectric Line Code. The following tables show the mapping from USASCII to Selectric and vice versa.